Verilog assign wire to reg, verilog assign vs wire