<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>Kitsunet | Verilog assign wire to reg, verilog assign vs wire | Activity</title>
	<link>https://soc.kitsunet.net/groups/verilog-assign-wire-to-reg-verilog-assign-vs-wire/</link>
	<atom:link href="https://soc.kitsunet.net/groups/verilog-assign-wire-to-reg-verilog-assign-vs-wire/feed/" rel="self" type="application/rss+xml" />
	<description>Activity feed for the group, Verilog assign wire to reg, verilog assign vs wire.</description>
	<lastBuildDate>Mon, 11 May 2026 16:37:37 -0600</lastBuildDate>
	<generator>https://buddypress.org/?v=</generator>
	<language>en-US</language>
	<ttl>30</ttl>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>2</sy:updateFrequency>
	
						<item>
				<guid isPermaLink="false">1a5563ff6ee092092e3478c19af5de19</guid>
				<title>Alex_Prokopenko383607 created the group Verilog assign wire to reg, verilog assign vs wire</title>
				<link>https://soc.kitsunet.net/activity/p/23244/</link>
				<pubDate>Wed, 22 Dec 2021 02:31:52 -0700</pubDate>

				
									<slash:comments>0</slash:comments>
				
							</item>
		
	</channel>
</rss>