Activity Alex_Prokopenko383607 created the group Verilog assign wire to reg, verilog assign vs wire 4 years, 5 months ago Verilog assign wire to reg, verilog assign vs wire View group