Vhdl assign signal to generic, vhdl assign std_logic_vector to integer

Members