Assign with variable, assign with delay in systemverilog